Abstract: This letter presents a two-step SAR ADC that uses coarse and fine comparators with dedicated SAR logics and asynchronous clock generators for each comparator to increase the energy ...
Abstract: A high-speed 2b-1b/cycle two-step successive-approximation-register analog-to-digital converter (ADC) exploiting the passive residue transfer technique is reported. The removal of the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results